Tri-gate ferroelectric FETs with Hf0.5Zr0.5O2 gate insulator for memory and neuromorphic applications are fabricated and characterized for multi-level operation. The conductance and threshold voltage exhibit highly linear and symmetric characteristics. A compact analytical model is developed to accurately capture FET transfer characteristics, including series resistance, coulombic scattering, and vertical field dependent mobility degradation effects, as well as the evolvement of threshold voltage and mobility with ferroelectric polarization switching. The model covers both sub-threshold and strong inversion operation. Additional measurements confirm ferroelectric switching as opposed to carrier-trapping-based memory operation. The compact model is implemented in a simulation platform for online training of deep neural networks.
Introduction
Ferroelectric FETs (FeFETs) with hafnium-based dielectrics is being heavily researched as promising device for logic, memory, and neuromorphic applications ever since the proposal of negative capacitance FETs (NCFETs) for low power electronics [1] and the discovery of CMOS-compatible and highly-scalable HfZrO (HZO) ferroelectric material [2] . In particular, FeFETs are very promising for deep neural network applications given its low write latency, low cycle-tocycle variability, good endurance, and highly symmetric and linear multi-level switching characteristics [3] . In order to apply ferroelectric FET technology to macro and system-level benchmarking [9] and design/synthesis tools [12] , a compact analytical model is required. Conventional SPICE-oriented compact model can accurately model device output behavior. New compact models for ferroelectric FETs (including NCFETs) have been developed [13] . However, the simulation of on-chip neural network (NN) training requires millions of sample data to pass through hundreds of millions of synaptic devices. Full SPICE simulation with traditional compact model is simply too time consuming. For this reason, neuromorphic simulator such as [16] adopted and implemented a very simple formulation for potentiation and depression of resistive memory (RRAM). In [3] , the formulation developed for RRAM was utilized for FeFET online NN training. Unfortunately, such approach fails to model FeFET-specific properties such as gate bias dependence. In this paper, we present a computationally efficient compact model for neural networks which is simple enough for evaluation during the simulation of large-scale neural network training. Yet it captures FeFET's gate bias dependence and is valid from sub-threshold to strong inversion region.
Device fabrication and measurements
Tri-gate FeFETs are fabricated on silicon-on-insulator wafer with a gate-first process [5] . The gate dielectric consists of atomic-layer-deposited Hf0.5Zr0.5O2. Relatively thick (10nm) HZO layer is employed to ensure sufficient memory window. A 40-second rapid thermal annealing process at 700 ∘C after TiN gate deposition is performed for ferroelectricity.
The characterization of drain current (Id) while sweeping the gate voltage (Vgs) over a wide range is convenient for compact model development. However, accurate characterization of the multi-level Id-Vgs during potentiation (programming) and depression (erasure) of FeFET is not straight-forward, since the ferroelectric state may be altered during DC Id-Vgs sweep.
For these reasons, we applied a special pulsing scheme prior to each Id-Vgs measurement (Fig. 1) . A 1μs reset pulse (Vreset) ensures the FeFET returns to its erased (high threshold voltage (Vth)) state. Another 1μs program pulse (Vpgm) sets the device to the target polarization state. Subsequently Vgs is swept from Vstart to Vstop to measures the transfer characteristics.
The choice of Vstart is found to be very important. When Vstart lies in the sub-threshold region, the electric field is, in principle, nearly zero, and there is very little chance of ferroelectric switching. We therefore try to keep Vstart < Vth -1.0V to ensure Id-Vgs covers the sub-threshold region over a 1V range and Vth measurement is accurate. As a sanity check, for a multi-fin device with Lg=70nm, we apply the waveform as shown in Fig. 1 without Vpgm/Vers pulses, fix Vreset to -5.0V and vary Vstart from -0.5V to -4.5V in steps of -0.5V, while keeping Vstop at +4.0V. Vth is found to be identically 0.4V, and there is negligible shift in Id-Vgs characteristics as function of Vstart. Fig. 2(a) shows measured Id-Vgs series as we vary Vpgm in 0.2V steps. The measured device has 10 fins, fin height of 30nm, and fin width of 50nm. The curves merge together at around 4.0V because at high gate voltage, most ferroelectric domains in the multi-domain FeFET have switched, and the devices end in the same polarization state after forward Id-Vgs sweep. It can also be seen that Vth is nearly a linear function of Vpgm (Fig. 2(b) ).
To understand the evolvement of Id-Vgs as function of Vpgm, we plotted ΔVth, the horizontal shift of Id-Vgs curve, using the shifting between Id(5) (Id after the 5 th pulse) and Id(20) (Id after the 20 th pulse) as example (Fig. 3) . Surprisingly, an excellent agreement to a linear model in the on state (strong inversion) is found, which suggests that the channel inversion charge induced by ferroelectric polarization is a linear function of gate bias.
Neuromorphic-oriented compact model
We aim to model FeFET memory device with a simple yet physically sound expression. The basic drain current formulation for BSIM4 compact model [18] in the linear region as follows:
where UA, EU and DELTA accounts for vertical field dependent mobility degradation; UD is a parameter for Coulombic scattering in moderate and weak inversion regions (mobMod=3 option in BSIM4); RDS is the source and drain series resistance. Note that the original 2 • ℎ term in effective vertical field calculation is absorbed into DELTA for simplicity.
In addition, to cover both weak and strong inversion regions, we adopted the effective gate overdrive function from BSIM4 [18] :
where n is the sub-threshold ideality factor, and VOFF is a parameter for Vth shift in the weak inversion region only.
To model the linear threshold shifting, we express effective gate voltage function as:
where FA, FB, FC and FD are constants that control the shifting of subsequent Id-Vgs curves. The model shows good agreement with measured data over a wide range of Vpgm (Fig.  2) . Note that better fitting may be obtained with the replacement of numerator of (1) 
Neural network applications
Symmetric and linear potentiation / depression characteristics is crucial for online training of neural networks [9] . With properly chosen starting pulse amplitudes (+2.8V for potentiation; -0.8V for erase), excellent symmetry and linearity is achieved (Fig. 4) .
In Table I , we compare this work with other FeFET technologies. Linearity of FeFET synaptic device is quantified using the non-linearity parameter, α [3] [2] . In general, FeFETs show better linearity than RRAM, with lower α [9] . Note, however, that such high linearity is only possible when the program / erase voltage varies with pulse number.
In addition, unlike RRAM, FeFETs' synaptic properties are highly dependent on Vgs. The compact model presented here is very useful for evaluating figure of merits such as power consumption, circuit delay, training accuracy, etc., as function of Vgs, and ultimately used for neuromorphic circuit design.
To rule-out memory operation due to charge-trapping, double-sweep nFET Id-Vgs measurements are performed. Counter-clockwise Id-Vgs indicates ferroelectric switching (Fig. 5) [17] . We have also confirmed Vth decrease/increase with program/erase pulse application, respectively (Fig. 5  inset) .
Conclusions
Tri-gate ferroelectric FETs are characterized, showing excellent symmetry and linearity during multi-level operation. A computationally efficient and FeFET-specific compact model is developed and calibrated to measured data. The model is successfully implemented in a simulation platform for online training of deep neural networks. 
